


| | | | | |
|------------------------------------------------------------------------------------|----------------------------------------------|--------|-------|-------|
| | | Browse | Queue | Clear |
| DBs | USPAT: US PGPub; EPO: JPO; DERWENT: IBM, TDB | | | |
| Default operator: | OR | | | |
| <input type="checkbox"/> Plurals | | | | |
| <input type="checkbox"/> Highlight all hit terms initially | | | | |
| 6,952,692 6,210,999 6,475,657 6,541,280 6,169,306 6,461,931 6,566,797).pn. | | | | |
|  | | | | |

| | U | S | Inventor | Document# | Issue | P | Title | Current | Current | CR | Re | View | S | C | P | 3 | | Image | Doc. | P |
|----|---|---|----------------|------------|--------|---|-----------------------------------------------|---------|------------|----|----|------|---|---|---|---|--|------------|------|---|
| 1 | | | Forbes, Leon | US 6586797 | 2003/0 | | Graded composition gate insulators to reduce | 257/325 | 257/314 | | | | | | | | | US 6586797 | | |
| 2 | | | Kaushik, Vidy | US 6541280 | 2003/0 | 9 | High K dielectric film | 438/3 | 257/E28.16 | | | | | | | | | US 6541280 | | |
| 3 | | | Kim, Woosik | US 6475957 | 2002/1 | 2 | Method of making a scalable two transistor | 438/240 | 438/258 | | | | | | | | | US 6475957 | | |
| 4 | | | Eldridge, Jero | US 6461931 | 2002/1 | 1 | Thin dielectric films for DRAM storage capa | 438/398 | 257/E21.29 | | | | | | | | | US 6461931 | | |
| 5 | | | Gardner, Mar | US 6210989 | 2001/0 | 1 | Method and test structure for low-temperatu | 438/183 | 257/332 | | | | | | | | | US 6210989 | | |
| 6 | | | Gardner, Mar | US 6169308 | 2001/0 | 1 | Semiconductor devices comprised of one or | 257/310 | 257/314 | | | | | | | | | US 6169308 | | |
| 7 | | | Nakazato, Ka | US 5952692 | 1999/0 | 3 | Memory device with improved charge storag | 257/321 | 257/324 | | | | | | | | | US 5952692 | | |
| 8 | | | ELDRIDGE, J | US 2003004 | 2003/0 | | Flash memory cell for reducing tunneling barr | | | | | | | | | | | US 6586797 | | |
| 9 | | | KANG, H G et | US 6475857 | 2003/0 | 2 | Scalable two transistor memory cell array m | | | | | | | | | | | US 6475857 | | |
| 10 | | | ELDRIDGE, J | US 6461931 | 2002/1 | 1 | Formation of dielectric layer, used in capac | | | | | | | | | | | US 6461931 | | |